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Abstract - Low-voltage cascode current mirrors are 
reviewed with respect to the design limitations im- 
posed if all transistors in the mirror are required to 
operate in the saturation region. It is found that both 
a lower limit and an upper limit exist for the cascode 
transistor bias voltage. Further, the use of a signal 
dependent cascode bias voltage is discussed and a self- 
biased cascode configuration is presented. This con- 
figuration makes it  possible to use a higher effective 
gate-source voltage for the mirror transistors, hence 
reducing the effect of threshold voltage mismatch on 
the current mirror gain. The proposed configuration 
has the advantage of simplicity combined with a com- 
plete elimination of the need for fixed bias voltages or 
bias currents in the current mirror. A disadvantage is 
that i t  requires a higher input voltage to  the current 
mirror. 
I .  INTRODUCTION 
Low voltage cascode current mirrors have received consid- 
erable attention due to  their large output voltage swing 
and small input voltage compared to  a conventional cas- 
code current mirror [l, 2 ,  31. This is a most useful property 
in low voltage/low power analog circuit design. However, 
as the low voltage current mirror uses a fixed bias voltage 
for the cascode transistor the dynamic range of the cur- 
rent mirror is limited when both the mirror input transis- 
tor and the cascode input transistor are required to  stay 
in saturation. At high input currents the drain-source 
voltage of the mirror transistors decreases and eventually 
they will enter the linear region. A consequence of this is 
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a reduced output impedance and a reduced matching of 
the mirror transistors. This has been recognized in pre- 
vious analyses of the low voltage cascode current mirror 
and puts a design constraint on the cascode bias voltage 
[2]. At small input currents the input cascode transistor 
may enter the linear region if the cascode bias voltage is 
higher than twice the threshold voltage. The output cas- 
code transistor may stay in the saturation region but the 
mirror input and output transistors no longer see the same 
drain-source voltages, leading to  an increased gain error of 
the current mirror and to  an increased distortion because 
the gain error depends on the input current. 
In this paper we analyze the dynamic range of the low 
voltage cascode current mirror under the assumption that 
all transistors are required to stay in the saturation region, 
and we derive design equations ensuring that  this require- 
ment is fulfilled. Further, we discuss circuit configurations 
which provide an adaptive bias of the cascode transistors 
and we present a simple biasing configuration which does 
not require any fixed bias voltages or currents. 
11. DYNAMIC RANGE ANALYSIS 
0-7803-25’70-2195 $4.00 01995 IEEE 1328 
The low voltage cascode current mirror is shown in Fig. 1. 
We assume that the mirror transistors M1 and M2 have 
identical aspect ratio, i.e. AM = Wl/L1 = W2/L2 where 
Wl, W2, L l ,  and L2 are the transistor channel widths 
and lengths for transistors M 1  and M2, respectively. Sim- 
ilarly, M3 and M4 are assumed to  have the same aspect 
ratio, Ac = Ws/L3 = W4/L4. The aspect ratio AM may 
be different from the aspect ratio A c .  In the analysis of 
the dynamic range we use the standard Shichman-Hodges 
transistor model for the transistor in the saturation region 
and we neglect the bulk effect. 
With the input current Izn we find the gate-source voltages 
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Fig. 1 .  Low voltage cascode current mirror. 
and the drain-source voltages: 
where VT is the transistor threshold voltage, VBC is the 
cascode transistor gate voltage, and I<’ is the transistor 
transconductance parameter. 
Requiring V,, - VT 5 v d s  for both M I  and M3 results in: 
Equation (5) ensures saturation of M1 and determines the 
maximum value of Ti, for a given value of the cascode bias 
voltage VBC. We find 
Equation (6) ensures saturation of M3 and determines the 
minimum value of Ii ,  . We find 
(8) 
I<‘ 
Iin,min = T ( v B C  - 2VT)2”41W 
In a practical design procedure (8) can be used to deter- 
mine the maximum value of the bias voltage which will 
ensure saturation of M3, even at  the minimum value of 
input current, and (7) can then be used to determine val- 
ues of A c  and AM which will ensure saturation of M I ,  
even at  the maximum value of input current. 
In the important special case of Iin,min = 0 we find from 
( 8 )  VBC 5 2 v T .  From ( 7 )  we then find the followingdesign 
constraint on A c  and A M :  
AM ( d m - 1 ’  2 T  2Iin,max 
( 9 )  1 + d m  
Assuming as a typical case W1 = W 3  and L1 = L 3 ,  i.e. 
identical aspect ratios for the mirror transistors and the 
cascode transistors, we find 
In this case the effective gate-source voltage of the mirror 
transistors M1 and M 2  is 
Obviously, in this case the minimum output voltage of the 
current mirror is 
Vout,min = VBC - VT = VT (12) 
and is independent of the input current. 
In a high precision current mirror one would like to have as 
large an effective gate-source voltage as possible in order 
to minimize the effect of threshold voltage mismatch. It 
is evident that the effective gate-source voltage V g s l  - VT 
can be increased above the value given by (11) if AC is 
increased, i.e. a larger aspect ratio is used for the cas- 
code transistor. In this case the cascode transistor re- 
quires a smaller effective gate-source voltage for a given 
value of input current, leaving more headroom for the 
drain-source voltage of the mirror transistor. Introduc- 
ing N = d a  we find 
and 
We also note that the small signal output resistance of the 
mirror is given by 
(15) 
1 S ” 4  1 gm4 
g d s 2  Qds4 S d s 2  Q d s 4  
rout = -(1+ -) 5: --
As gm4/gd,4 is inversely proportional to  the square root of 
A c  we find that the output resistance is inversely propor- 
tional to N .  Thus, the higher effective gate-source voltage 
of the mirror transistors is achieved at  the expense of a 
reduced output resistance. 
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Fig. 2. Cascode current mirrors with adaptive biasing of the cascode transistors. (a) Additional current mirrors for generation 
of cascode bias. (b) Resistor biasing of cascode transistors. (c) Linear-region transistor biasing of cascode transistors. 
111. CASCODE CURRENT MIRRORS WITH ADAPTIVE 
BIASING 
When examining the current mirror of Fig. 1 it is evi- 
dent tha t  a greater flexibility in the selection of gate- 
source voltage conditions for a specified range of input 
currents can be achieved if the cascode transistor gate 
voltage can be made to increase with increasing input cur- 
rent. If the cascode transistor should be biased to ensure 
Vdsl = Vgsl - VT a t  all values of input current the cascode 
bias voltage should be 
A straightforward way to obtain this bias voltage is to 
generate a replica of the input current and use this to 
bias the cascode as shown in Fig. 2(a). A more sophisti- 
cated method using basically the same idea is to exploit 
'super MOS transistors' in the mirror [4]. However, these 
are fairly complex methods. Another solution is to insert 
a resistor in series with the input as shown in Fig. 2(b) 
and use the voltage generated across this resistor as the 
difference between the mirror transistor gate voltage and 
the cascode transistor gate voltage. This implementation 
does not satisfy the nonlinear relation (16) but i t  does 
lead to  an increase in the input current range and a useful 
effective input gate-source voltage in excess of the value 
given by (14). However, it  requires that  an input resis- 
tor in the appropriate range of values can be implemented 
either as a diffused resistor or as a poly resistor. Also, 
there is a requirement for matching between the resistor 
parameters (sheet resistivity) and the transistor transcon- 
ductance parameter, and this is a problem, especially for 
poly resistors. 
A variation of the approach in Fig. 2(b) is to use a transis- 
tor operating in the linear region as a resistor. Equation 
(16) shows that the resistor should preferably decrease 
as the input current increases. This is achieved if the 
gate voltage of the linear-region MOS transistor increases 
with the input current. A simple circuit establishing this 
bias condition is shown in Fig. 2 ( c ) .  In passing, it can be 
mentioned that the circuit of Fig. 2(c) is easily extended 
to provide bias voltages for cascode current mirrors with 
more transistors in the cascode [a]. Transistor M5 just 
has to be split into an appropriate number of transistors 
in order to create more taps on the voltage divider string 
M j l M 6 .  The voltage divider M5, M6 may be analyzed by 
first calculating the gate-source voltage of M5 when M5, 
M6 is considered as a single transistor with an  effective 
aspect ratio AB given by AB1 = Ai' + A i 1 .  Next, the 
drain-source voltage of M5 is found using the Shichman- 
Hodges drain current relation for the linear region 
From (17) we find that (16) is fulfilled if 
In order to minimize the input voltage it is advantageous 
to select a large value of Ag. As an  example, for N = P and 
As =  AM we find A5 =  AM/^. Thus, the circuit shown 
in Fig. 2(c) provides almost ideal biasing conditions for 
the cascode transistors. This is achieved at the expense 
of an input voltage to the current mirror which Is 
and this value is about twice the value found in the original 
low voltage cascode mirror. I t  is, however, comparable to 
the input voltage of a conventional cascode current mirror. 
For the adaptive bias current mirror we find the minimum 
output voltage given by 
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Authorized licensed use limited to: Danmarks Tekniske Informationscenter. Downloaded on July 08,2010 at 13:01:08 UTC from IEEE Xplore.  Restrictions apply. 
U 
i 
c - 
a - 
5- 
0 
I I 1 I 
Fixed bias 
casoode.N=Z 
C 
. 0.1G - ., 
d 
cascode N.2 _--  
-5 ‘ I , I , I 0.1M’ I I I 1 
0 100 200 250 2.5 10 25 100 250 
I , .  H A  I n ’  P A  
(4 (b) 
0 100 200 250 
Fig. 3 .  Simulated results from cascode current mirrors. (a) Output error versus input current. (b) Output  resistance. (c) Input 
voltage. 
In contrast to the fixed bias current mirror, this minimum 
output voltage is dependent on the input current, decreas- 
ing with decreasing input current. 
We also find the output resistance of the adaptive bias 
current mirror given by (15) and, thus, the output resis- 
tance is in principle unaffected by the biasing circuit. In 
practice, the biasing of the output transistors a t  the edge 
of saturation leads to  a somewhat lower output resistance. 
Both current mirrors with a fixed cascode bias voltage and 
the adaptive cascode bias voltage mirror of Fig. 2(c) have 
been simulated using Spice parameters from a commer- 
cially available 2pm CMOS process. The mirrors have 
been simulated with L1 = lOpm, W1 = 100pm, i.e. 
AM = 10. FOE the fixed bias mirrors VBC has been chosen 
to  be 2VT, and the simulations have been carried out for 
N = 1 and N = 2 .  With these geometries we would ex- 
pect maximum input current ranges of 510pA and llOpA, 
corresponding to N = 1 and N = 2, respectively. FOE the 
adaptive bias mirror, we have chosen A’ = 1, A5 = 4.5, 
and A6 = 40. A5 has been selected sligthly smaller (about 
20% smaller) than the value found from (18) in order en- 
sure saturation of M1 and M2, even in the presence of 
bulk effect or process variations. Fig. 3 shows the simula- 
tion results. In Fig. 3(a) we show the difference between 
the input current and the output current. In Fig. 3(b) we 
show the simulated output resistance of the mirrors, and 
in Fig. 3(c) we show the input voltage versus the input cur- 
rent. The simulations show a reasonable agreement with 
the simple theory outlined above, and they certainly con- 
firm the superiority of the adaptive bia,sing with respect 
to dynamic range. 
Further simulations show that the adaptive bias current 
mirror of Fig. 2(c) has high frequency properties which are 
very similar to those of the fixed bias current mirror. In 
contrast to this, the adaptive bias current mirror of Fig. 
2(a) has an additional signal path to the cascode transis- 
tors which slows down the mirror due to the added input 
capacitance. However, a thorough discussion of this falls 
outside the scope of the present paper. 
IV. CONCLUSION 
We have analyzed a low voltage cascode current mirror 
and derived a set of design equations ensuring that both 
mirror transistors and cascode transistor operate in the 
saturation region. For a mirror with identical transistor 
sizes it is found that these constraints limit the effective 
gate-source voltage of the mirror transistors to  V T / ~  at 
the maximum input current if the input cascode transistor 
should work a t  input currents approaching zero. A higher 
effective gate-source voltage can be achieved by using cas- 
code transistors with a large aspect ratio W/L.  In this 
way, the effective gate-source voltage can approach VT for 
the maximum input current. If even higher gate-source 
voltages are desired, an adaptive biasing of the cascode 
transistors can be employed. Several methods for achfev- 
ing this are shown, including a novel self biasing scheme 
using only two additional transistors for the cascode bias- 
ing. 
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